N-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY			
V_{DS} (V)	$R_{DS(on)}$ (Ω)	I_D (A)[a]	Q_g (Typ.)
20	0.0019 at V_{GS} = 10 V	60[g]	35.3 nC
	0.00255 at V_{GS} = 4.5 V	60[g]	

PowerPAK SO-8



Bottom View

Ordering Information: SiR866DP-T1-GE3 (Lead (Pb)-free and Halogen-free)

FEATURES

- **Halogen-free**
- TrenchFET® Gen III Power MOSFET
- Low $R_{DS(on)}$
- PWM (Q_{gd} and R_g) Optimized
- 100 % R_g Tested
- 100 % UIS Tested

RoHS COMPLIANT

APPLICATIONS

- Fixed Telecom
- Low-Side dc-to-dc
- OR-ing



N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS T_A = 25 °C, unless otherwise noted				
Parameter		**Symbol**	**Limit**	**Unit**
Drain-Source Voltage		V_{DS}	20	V
Gate-Source Voltage		V_{GS}	± 20	
Continuous Drain Current (T_J = 150 °C)	T_C = 25 °C	I_D	60[g]	A
	T_C = 70 °C		60[g]	
	T_A = 25 °C		39[b, c]	
	T_A = 70 °C		31[b, c]	
Pulsed Drain Current		I_{DM}	80	
Continuous Source-Drain Diode Current	T_C = 25 °C	I_S	60[g]	
	T_A = 25 °C		4.9[b, c]	
Single Pulse Avalanche Current	L = 0.1 mH	I_{AS}	40	
Avalanche Energy		E_{AS}	80	mJ
Maximum Power Dissipation	T_C = 25 °C	P_D	83	W
	T_C = 70 °C		53	
	T_A = 25 °C		5.4[b, c]	
	T_A = 70 °C		3.4[b, c]	
Operating Junction and Storage Temperature Range		T_J, T_{stg}	- 55 to 150	°C
Soldering Recommendations (Peak Temperature)[d, e]			260	

THERMAL RESISTANCE RATINGS					
Parameter		**Symbol**	**Typical**	**Maximum**	**Unit**
Maximum Junction-to-Ambient[b, f]	t ≤ 10 s	R_{thJA}	18	23	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	1.0	1.5	

Notes:
a. Based on T_C = 25 °C.
b. Surface Mounted on 1" x 1" FR4 board.
c. t = 10 s.
d. See Solder Profile (*http://www.vishay.com/ppg?73257*). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
f. Maximum under Steady State conditions is 65 °C/W.
g. Package Limited.

SPECIFICATIONS T_J = 25 °C, unless otherwise noted						
Parameter	**Symbol**	**Test Conditions**	**Min.**	**Typ.**	**Max.**	**Unit**
Static						
Drain-Source Breakdown Voltage	V_{DS}	V_{GS} = 0 V, I_D = 250 µA	20			V
V_{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	I_D = 5 mA		20		mV/°C
$V_{GS(th)}$ Temperature Coefficient	$\Delta V_{GS(th)}/T_J$			- 6.4		
Gate-Source Threshold Voltage	$V_{GS(th)}$	V_{DS} = V_{GS}, I_D = 250 µA	1.2		2.3	V
Gate-Source Leakage	I_{GSS}	V_{DS} = 0 V, V_{GS} = ± 20 V			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = 20 V, V_{GS} = 0 V			1	µA
		V_{DS} = 20 V, V_{GS} = 0 V, T_J = 55 °C			10	
On-State Drain Current[a]	$I_{D(on)}$	$V_{DS} \geq$ 5 V, V_{GS} = 10 V	30			A
Drain-Source On-State Resistance[a]	$R_{DS(on)}$	V_{GS} = 10 V, I_D = 20 A		0.0015	0.0019	Ω
		V_{GS} = 4.5 V, I_D = 15 A		0.00205	0.00255	
Forward Transconductance[a]	g_{fs}	V_{DS} = 15 V, I_D = 20 A		78		S
Dynamic[b]						
Input Capacitance	C_{iss}	V_{DS} = 10 V, V_{GS} = 0 V, f = 1 MHz		4730		pF
Output Capacitance	C_{oss}			1310		
Reverse Transfer Capacitance	C_{rss}			540		
Total Gate Charge	Q_g	V_{DS} = 10 V, V_{GS} = 10 V, I_D = 15 A		71	107	nC
		V_{DS} = 10 V, V_{GS} = 4.5 V, I_D = 15 A		35.3	53	
Gate-Source Charge	Q_{gs}			11.7		
Gate-Drain Charge	Q_{gd}			9.5		
Gate Resistance	R_g	f = 1 MHz	0.2	0.95	1.9	Ω
Turn-On Delay Time	$t_{d(on)}$	V_{DD} = 10 V, R_L = 1 Ω $I_D \cong$ 10 A, V_{GEN} = 4.5 V, R_g = 1 Ω		42	80	ns
Rise Time	t_r			23	45	
Turn-Off Delay Time	$t_{d(off)}$			66	120	
Fall Time	t_f			49	90	
Turn-On Delay Time	$t_{d(on)}$	V_{DD} = 10 V, R_L = 1 Ω $I_D \cong$ 10 A, V_{GEN} = 10 V, R_g = 1 Ω		20	40	
Rise Time	t_r			8	16	
Turn-Off Delay Time	$t_{d(off)}$			46	90	
Fall Time	t_f			9	15	
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I_S	T_C = 25 °C			60	A
Pulse Diode Forward Current[a]	I_{SM}				80	
Body Diode Voltage	V_{SD}	I_S = 4 A		0.72	1.1	V
Body Diode Reverse Recovery Time	t_{rr}	I_F = 10 A, dI/dt = 100 A/µs, T_J = 25 °C		40	70	ns
Body Diode Reverse Recovery Charge	Q_{rr}			34	60	nC
Reverse Recovery Fall Time	t_a			19		ns
Reverse Recovery Rise Time	t_b			21		

Notes:
a. Pulse test; pulse width ≤ 300 µs, duty cycle ≤ 2 %.
b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Output Characteristics



Transfer Characteristics



On-Resistance vs. Drain Current and Gate Voltage



Capacitance



Gate Charge



On-Resistance vs. Junction Temperature

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Source-Drain Diode Forward Voltage



On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage



Single Pulse Power, Junction-to-Ambient



* V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified

Safe Operating Area, Junction-to-Ambient

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Current Derating*



Power, Junction-to-Case



Power, Junction-to-Ambient

* The power dissipation P_D is based on $T_{J(max)}$ = 175 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?68751.

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.